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Abstract—This paper presents a new control strategy for a
modified cascade multilevel inverter used in drivetrain opera-
tions. The proposed inverter is a three-phase bridge with its
dc link fed by a dc source (battery), and each phase series-
connected respectively to an H-bridge fed with a floating dc
source (ultracapacitor). To exploit the potentials of the inverter
for enhanced drivetrain performance, a sophisticated yet efficient
modulation method is proposed to optimise energy transfer
between the dc sources and with the load (induction motor)
during typical operations, and to minimise switching losses
and harmonics distortion. Detailed analysis of the proposed
control method is presented, which is supported by experimental
verifications.
Index Terms—Multilevel inverter, dual energy source, switch-
ing strategy, drivetrain.
I. INTRODUCTION
The performance of conventional drivetrains is usually lim-
ited by the capability of the energy sources such as batteries
when the electric motor can easily be overloaded for short
durations. In addition, high dc voltage is required to overcome
the back electromotive force (EMF) generated by the motor
during high speed. To achieve high power with reasonable
efficiency it is required to use high voltage, which is difficult to
attain with low voltage batteries or fuel cells [1-2]. A common
approach is to incorporate high power density sources such
as ultracapacitors (UC). The most established solution that
allows power flow between batteries and UC is realized by
parallel connection of bidirectional DC/DC converters [3-5].
The hybridization of battery together with UC was found as
effective way to reduce peak battery current and increasing
its life [6]. This type of interface between UC and battery
requires complex control to stabilize dc bus voltage during
transients and to use of bulky inductors [7-9]. More recently,
hybrid configurations with multi-level inverters are proposed
to provide better utilization of battery and UC as well to
increased available voltage output.
Incorporation of multilevel inverters has shown the potential
benefits of reducing torque ripple, harmonic distortion and
switching losses [10-12]. One of proposed concept is to im-
plement three phase boost inverter based on multilevel inverter
architecture that do not require bulky inductors [13]. This
structure prove is capable to increase inverter output voltage
but presented system use only low frequency switching at
fundamental frequency and energy transfer between sources is
omitted The application with power flow control for multilevel
inverter with multiple sources has been also introduced [14].
The strategy is based on instantaneous reactive power theory
where bulk section of inverter is switched at fundamental
frequency and conditioning inverter controls real and reactive
power flow. The control strategy is limited to system supplied
by two Neutral Point Clamped (NPC) inverters and do not
emphasise modulation method for full amplitude variation of
UC. The direct UC integration was also implemented for
wind power systems to mitigate power fluctuations [15]. The
proposed solution incorporate UC into 3-level flying capacitor
multilevel inverter and focus on modulation method for UC
variable voltage. The power flow for this implementation is
not derived and full potential of voltage sources is not utilized.
In this paper authors present a detailed analysis on a mod-
ified cascade multilevel inverter supplied by a dual-dc source
against realistic constraints. Based on the voltage vector and
active power analysis, a new control strategy that optimizes the
inverter performance in the whole operating range with power
flow control between sources is proposed and implemented.
Presented in this paper modulation strategy intent to maximize
available amplitude of output voltage and its quality, and at the
same allows access to total energy stored in UC. This paper
aims to find solution that will provide efficient and robust
system that can be adapted to existing hardware.
II. TOPOLOGY OF INVERTER MOTOR DRIVE
The multilevel inverter under study is shown in Fig.1. It con-
sists a three-phase bridge with the main dc link fed by a single
dc source (battery), and each phase series-connected respec-
tively to an H-bridge fed with a floating dc source (UC) where
the voltage is allowed to vary depending on energy stored.
This type of modified cascade multilevel inverter is selected
since the structure is known to deliver a high number of output
voltage levels for relatively low number of switches, and that
the dc sources are isolated [16-17]. The output phase voltage
(Van, Vbn, Vcn) of the inverter in reference to the centre point
”n” of the main voltage source can be described as a function
of battery voltage (Vbat), UC voltages (VucA , VucB , VucC ) and
switch combinations (S1, S2, S3, A1, A2, B1, B2, C1, C2) as
summarised by the following equations:
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Fig. 1: Modified cascade inverter consisting 3-phase inverter
and three H-bridges.
Vbn =
1
2
Vbat(2×S2−1) + VucB (B2−B1) (2)
Vcn =
1
2
Vbat(2×S3−1) + VucC (C2−C1) (3)
Converting those three-phase voltages in time domain by Clark
alpha-beta transformation into stationary space vectors two
phase plane (Valpha, Vbeta), it becomes possible to generate
512 voltage vectors. It is because for nine top and bottom
switches there are 29 combinations.
Valpha =
2
3
(Van − 1
2
Vbn − 1
2
Vcn) (4)
Vbeta =
√
3
3
(Vbn−Vcn) (5)
Since the aim of UC is to provide additional power during
acceleration or to recuperate energy from braking, their volt-
age will vary depending on state of charge. This results in
available voltage vectors coordinates being not constant and
the traditional Space Vector Modulation (SVM) for multilevel
inverters cannot be implemented [18-20]. In Fig.2 examples of
vectors coordinates for three different voltage ratios between
inverter sources. To simplify analysis it is assumed that the
voltages on all three sources that supply the H-bridges are
equal since the regulator controls them to the same capacitor
reference voltage.
Simultaneously switching different combinations of the
three-phase inverter and the H-bridges provides the enhanced
capability to control power flow between batteries, UC and the
motor and at the same time to generate precise voltage vectors
with reference amplitude.
III. SWITCHING STRATEGIES
For voltage ratios between the main voltage source and
UC (Vbat/Vuc) that are integer and if that ratio is lower or
equal to four it is possible to achieve redundant vectors.
For non-integer supply voltage ratios each vector is unique
since it can be generated only by one switching combination
(without considering individual redundant switching states
for H-bridges and three-phase bridge). It can be observed
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Fig. 2: Set of available voltage vectors coordinates (red dots)
calculated for different dc voltage ratios on stationary alpha
beta plane base on equations (1-5) .
in Fig.2 that with the increase of the voltage ratio between
inverter sources the gaps between vectors coordinates start
to appear. This means that modulated vectors with circular
trajectory that have transitions through those areas, the closest
vectors will require change in high number of switching
states both in three-phase bridge and H-bridges. This might
cause high switching losses and large ripples in the output
voltage since transition through the undesirable vectors is
needed. Additionally modulation solution between the closest
vector could have different power share between sources
from the required. To overcome this problem the strategy
where inverter sections are separated so either H-bridges or
three-phase bridge are switched at fundamental frequency and
remaining part is responsible for SVM has been implemented.
As shown in Fig.3 (a) for higher voltage ratio between sources
the H-bridges vector envelopes in combinations with vectors
from 3-phase bridge are limited to hashed area. In opposite
situation when the ratio between the sources gets smaller
the H-bridges hexagon envelope for the closest vectors in
three-phase bridge starts to overlap as shown in Fig.3 (b).
In this case depending when vector transition in three-phase
bridge occurs the proportion of power delivered between
sources might be adjusted. To create switching strategy for
the hybrid cascade multilevel inverter where amplitude of
auxiliary voltage source is at last 50% lower than the main
source voltage and can go down to less than 5%, six main
operating modes are identified. By finding the output voltage
limitation for each mode and expected output power, optimum
configuration can be selected during the whole operating
range for various UC voltage. Calculation for the power
distribution is simplified by the assumption that the motor
current vector (I) seen by inverter is ideally sinusoidal.
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Fig. 3: Overlapping of voltage vectors from H-bridges for
different vectors from 3-phase bridge when the voltage ratio
between the sources vary.
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Fig. 4: Voltage vectors and output waveforms for 3-phase
bridge with sector phase shift (S. - Sector ).
MODE I: Only three-phase bridge operates in SVM
similar to standard three-phase voltage source inverter.
All H-bridges will stay in zero vector position
(A1, A2, B1, B2, C1, C2 are 0 − ”000000”), meaning
that only lower switches are on. For this switching strategy
inverter has only six active and two zero voltage vectors.
The amplitude of the active vectors is 2/3 of supply voltage.
For standard SVM in this mode without over modulation
the maximum amplitude of rotary voltage vector equals
radius of the circle that can be inscribed inside hexagon
(VMImax = Vbat/
√
3).
For inverter operations when only three-phase bridge is
active, the power delivered from dc source (Pbat) has to be
equal to power dissipated at load (Pout) if inverter losses are
omitted. This can be presented as a simple product of battery
current (Ibat) and its voltage (Vbat) or product of reference
voltage (Vref ) vector, motor current in stationary alpha-beta
plane (I) and power factor (cos(φ)).
Pout = Pbat = VbatIbat =
3
2
VrefIcos(φ), Puc = 0 (6)
MODE II: In this mode three-phase bridge is switched
at fundamental frequency and remaining H-bridges operate
in SVM mode. Each active vector of three-phase bridge is
switched on for one sixths of fundamental frequency forming
six step waveform. The H-bridges are mainly used to minimise
voltage error and harmonic, and depends on amplitude of
reference voltage to sink or source energy. In Fig.4 six sectors
and corresponding voltage vectors for three-phase bridge are
illustrated. Additionally the phase shift angle (χ) has been
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Fig. 5: Current seen by main source (battery) for resistive load
ibatR(t) and for inductive load ibatLR(t) and corresponding
output power.
marked to present how the sectors in which voltage vectors
are activated can be adjusted according to the output power
requirement. The power delivered by the main source can be
calculated as integral of current seen by the source and product
of its voltage as presented in equation (7).
Pbat =
3
pi
∫ pi
6
−pi6
VbatIcos(ωt+φ+χ)dt =
3
pi
VbatIcos(φ+χ) (7)
In Fig.5 the current that is sourced by battery has been
presented to illustrate the influence of power factor on output
power. Introduced phase shift (χ) angle has similar effect on
main source power.
In Fig.6 the graph with possible switching combinations for
active 100 (S = 1, S2 = 0, S3 = 0) voltage vector in three-
phase bridge and its limiting hexagon is presented. It is noted
that for this mode the key to operate inverter is to find limiting
boundary. The maximum amplitude of output voltage vector
is 2(Vbat+2Vuc)/3 so the maximum output voltage has to be
smaller than VMIImax = (Vbat +2Vuc)/
√
3. Additionally the
smallest voltage vector in this configuration has to be higher
than VMIImin = 2(Vbat − 2Vuc)/3. In Fig.6 the grey ring
marks the amplitude of voltage vector that can be generated
through whole sector (−pi/6,+pi/6) for vector ’100’. For a set
reference within the grey area it is possible to add or subtract
phase shift angle ”χ” to either increase (only if cos(φ) < 1) or
to reduce power delivered by the main source. The maximum
phase shift angle can be calculated from following equations
where the smallest value should be used.
χ1 = arcsin(
2Vuc√
3Vref
)−pi
6
, χ2 =
pi
6
−arcsin(Vbat − 2Vuc√
3Vref
) (8)
MODE III: Modulation strategy where H-bridges are only
active in SVM and three-phase bridge is in ’000’ zero vector
state (or ’111’). The amplitude of the rotary output voltage
vector is limited to VMIIImax = 2Vuc/
√
3 and the whole
power required by output is delivered by UC (Puc).
Puc =
3
2
VrefIcos(φ) = Pout, Pbat = 0 (9)
The SVM for H-bridges needs additional control to keep
all three UC voltage at same level. For normal operations the
symmetrical switching of voltage vectors provides good results
but drift might appear for variable load. In Fig.7 two switch-
ing combinations (‘a‘ and ‘b‘) that can be used to generate
reference voltage vector for 2-level and 3-level operations are
presented. In case capacitor exceeds set reference threshold
then in adequate sector the switching configuration is changed
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Fig. 6: Modulations limits for strategy with three phase bridge
in six step mode and H-bridges in SVM (grey ring), red vectors
represents switching states for three phase bridge, blue vectors
are switching states of three H-bridges.
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Fig. 7: Possible alternative voltage vectors sequence for 3-
phase H-bridge section to vary power delivered by individual
H-bridge UC for 2-level and 3-level operations.
so the current seen by capacitor either change direction or is
switched for less time (‘b‘ combination).
MODE IV: The Hbridges operates in six-step mode at
fundamental frequency where only one H-bridge is active at
the same time (each H-bridge active through 1/3 of period)
and a three-phase bridge is compensating harmonics by SVM.
Similarly to MODE II the active power delivered by UC can
be calculated as an integral of active power seen by three H-
bridges what is simplified to equation (10).
Puc =
1
pi
(VucA+VucB +VucC )Icos(φ+χ) (10)
The profile of instantaneous power seen by each source
and its average value is presented in Fig.8. The maximum
output voltage in this configuration equals to VMIVmax =
(Vbat + Vuc)/
√
3. Additionally it is possible to change sign
of active power flowing from UC by setting phase shift
angle χ opposite to motor current vector (χ = φ ± pi)
that allows to generate the maximum output voltage limited
to VNMIVmax = Vbat − Vuc/
√
3 as shown in Fig. 9. For
the ratio between main source and UC higher than two,
the modulation can be performed through the whole sector.
Power sharing control by phase shifting ”χ” for amplitude of
reference voltage Vref < VNMIVmax can be performed for
any angle. If the reference voltage is higher than VNMIVmax
the maximum phase shift is limited by ratio between amplitude
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puc [W]
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Fig. 8: Currents sourced by UC ( iucA , iucB , iucC ) in mode IV
and their total instantaneous (puc) and average power (Puc)
from H-bridges.
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Fig. 9: Limitation of modulation scheme with H-bridges
switched at fundamental frequency (mode IV). Blue vectors
are switching combinations of three H-bridges, red vectors
are switching combinations of three phase bridge.
of main dc source and reference vector according to equation
(11). Additionally for Vref > VNMIVmax maximum phase
shift angle has been defined as χmax to simplify control.
χ = arcsin(
Vbat√
3Vref
)− pi
6
,
χmax = arctg(
√
3Vbat
2Vuc − Vbat )−
pi
6
(11)
MODE V: To increase power flow from H-bridges, it is
possible to extend mode IV by modifying six step switching
sequence with two H-bridges active at the same time. Since
two adjacent vectors are switched on together, the operating
sector shifts by pi/6 . Solving integral of the instantaneous
power seen by all three H-bridges gives equation (12) that
calculates power sourced by UC. The profile of instantaneous
power, its sum and average value is shown in Fig.10.
Puc =
√
3
pi
(VucA+VucB+VucC )Icos(φ+χ) (12)
In Fig. 11 we can find that the maximum modulated voltage is
VMVmax = 2(Vbat + Vuc)/3 and for six-step waveform phase
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Fig. 10: Current sourced by UC ( iucA , iucB , iucC ) in mode V
and corresponding instantaneous power from three UC (puc),
and average power from H-bridges (Puc)
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Fig. 11: Limitation of modulation scheme with H-bridges
switched at fundamental frequency (mode V). Blue vectors
are switching combinations of three H-bridges, red vectors
are switching combinations of three phase bridge.
shifted by ±pi the output has to be smaller than VNMVmax =
(Vbat − 2Vuc)/
√
3 . The phase shift power control is limited
by equation (13) where maximum angle to simplify control is
limited to χmax.
χ = arcsin(
Vbat + Vuc√
3Vref
)− pi
3
,
χmax = arctg(
Vbat + Vuc√
3(Vuc − Vbat)
)− pi
3
(13)
MODE VI: To achieve maximum output power from H
bridges it is proposed to keep all three UC active in six
step mode at fundamental frequency. The power by H-bridges
doubles in comparison with mode IV as predicted by equation
(14), and is shown in Fig 12.
Puc =
2
pi
(VucA+VucB +VucC )Icos(φ+χ) (14)
Fig.13 shows that the maximum modulated voltage
VMV Imax = (Vbat + 2Vuc)/
√
3 and for six-step waveform
phase shifted by +pi or −pi the output has to be smaller than
VNV Imax = (Vbat − 2Vuc)/
√
3 . The available phase shift
power control for given reference vector becomes limited by
equation (15):
χ = arcsin(
Vbat√
3Vref
)− pi
6
,
iuc_A [A]
iuc_B [A]
iuc_A [A]
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Puc [W]
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Fig. 12: Current sourced by UC ( iucA , iucB , iucC ) in mode VI
and corresponding instantaneous power (puc) from three UC,
and average power (Puc) from H-bridges.
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Fig. 13: Limitation of modulation scheme with H-bridges
switched at fundamental frequency (mode VI). Blue vectors
are switching combinations of three H-bridges, red vectors
are switching combinations of three phase bridge.
χmax = arctg(
√
3Vbat
4Vuc − Vbat )−
pi
6
(15)
The above analysis provides the voltage limits, which depend
on UC state of charge, for all switching strategies as shown
in Fig.14. By selecting suitable strategy it is possible to
modulate voltage vector from 0V up to (Vbat + 2Vuc)/
√
3.
The negative voltage symbolizes modulation with 180deg
phase shift (χ = ±pi). To understand different power sharing
for above switching modes, example calculations of power
delivered by sources for variable phase shift angle between
(χ < −pi/6,+pi/6) and with power factor cos(φ) = 0.966
are shown in Fig.15 (Vbat = 100V, Vuc = 50V ). As presented
it is not always possible with phase shift control to produce
required power from sources.
For optimum inverter performance it is desire to use mod-
ulation with smallest voltage vectors (H-bridges) to perform
SVM and 3 phase bridge switched with six step (mode II).
The phase shift power control with ”χ” angle is limited
by hexagon boundaries of voltage vectors specific to each
mode as presented in Fig.6,9,11 and 13 (most significantly in
mode II). Also for a high voltage ratio between two sources
it might become impossible to modulate circular reference
voltage vector with every modulation scheme. Since inverter
6V_I_max
V_I_min
V_II_max
V_II_min
V_III_max
V_III_min
V_IV_max
V_IV_min
V_V_max
V_V_min
V_VI_man
V_VI_min
100
50
0
-50
0 10 20 30 40 50
V_uc [V]
[V]
[V]
[V]
[V]
[V]
[V]
[V]
[V]
[V]
[V]
[V]
[V]
Fig. 14: Voltage limits for identified switching configuration in
relation to auxiliary source voltage Vuc, solid line maximum
voltage, dotted line minimum voltage.
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Fig. 15: Power sharing regulation by phase shift angle ”χ” for
identified switching modes (power factor cos(φ) =0.966)
has six symmetrical sectors it is proposed to alternate between
two switching modes twice per every one sixth of the period
from limited modulation mode to the one that can deliver
required voltage vector. To control power the switch angle α
has been defined that can be set from 0 up to pi/6 as shown in
Fig.16. In this modulation scheme output voltage is limited
by the amplitude of the smallest maximum output voltage
from two selected switching strategies. By solving integrals of
instantaneous power for two combined modulation strategies
alternating at defined angle (α) the following example power
control equations are formulated: Mode I and III:
Pbat =
6
pi
Pout×α, Puc = (1− 6
pi
×α)Pout (16)
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Fig. 16: Strategy to switch between to modulation modes.
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Fig. 17: Power sharing regulation in mixed mode switching for
various switching combinations(power factor cos(φ) = 0.966).
Mode I and II:
Pbat =
3
pi
VbatIcos(φ+χ)2sin(α)+
3
2
VrefIcos(φ)(1− 6
pi
α) (17)
Mode II and III:
Pbat =
3
pi
VbatIcos(φ+χ)2sin(α) (18)
Mode II and IV:
Pbat =
3
pi
VbatIcos(φ+ χ)2sin(α) + Pout
− 1
pi
(VucA + VucB + VucC )Icos(φ+ χ)(1− 2sin(α)) (19)
Mode V and VI:
Puc =
1
pi
(VucA + VucB + VucC )Icos(φ+ χ)(sin(α)
+
√
3cos(α)) (20)
An example of possible power values for various switching
combinations with parameters χ = 0, cos(φ) = 0.966, Vbat =
100V, Vuc = 50V is presented in Fig.17, it is possible to notice
that the strategy allows complete power sharing in whole range
of available power.
IV. IMPLEMENTATION OF MODULATION STRATEGY
To meet above requirements the control system for hybrid
cascade inverter with multiple sources has been designed as
shown in figure 18. Presented system consists of three main
functional blocks with hierarchical structure [21]: Power man-
agement with torque and flux regulation; a modulation strategy
control; SVM with power share control; Direct Torque Control
(DTC) with torque and flux estimator. Based on presented
analysis the control switching algorithm has been developed.
In Fig.19, the block diagram of the proposed voltage vector
modulator is presented with following blocks:
1. Cartesian to polar transformation to calculate angular posi-
tion of reference vector in stationary reference plane (α, β) .
2. Comparator module generating switch signal to change
modulation mode when voltage vector is crossing set α angle.
3. Lookup table with six step switch combination and six
modulation strategies (from MODE I to MODE VI). The
function includes voltage vector angle comparator to find
switch combination adequate to sector. The voltage angle
signal includes added phase shift ”χ”.
4. Estimator of six step voltage in alpha beta plane base on
7Fig. 18: Block diagram of cascade multilevel inverter motor
drive with power flow management.
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Fig. 19: Block diagram of modulation strategy for cascade
multilevel inverter with variable sources voltage and power
flow control.
equations (1-5) and switch combination from block 3.
5. SVM block to modulate remaining voltage error. The block
include lookup table to find adequate voltage vectors and
perform dwell times calculations for SVM.
6. Three phase SVM with symmetrical placement of zero
vector and 10 bit counter to generate switching pulses for
corresponding vectors and dwell times [22].
The whole algorithm is synchronized with counter (block 6)
and takes one count before counter overflow (t1) to calculate
new switching pattern. The period T was set to 1024us with
1us resolution (t1) (Digital output card limitation). The above
modulator has been incorporated into motor drive system with
DTC and Power Management supervisory algorithm as shown
in Fig.18. The Power Management is implemented in real-
time system synchronized with SVM counter and base on
selected operating modes. The power sharing control algorithm
operates in three main steps: 1. The output reference vector
is compared with maximum voltage that can be generated by
each modulation scheme. Switching modes that are not able to
provide sufficient output voltage become inhibited for further
calculations. 2. The limiting phase shift angles for remaining
modulation schemes are calculated, and the limits for phase
shift control of power share are found. 3. Based on reference
Fig. 20: Hardware picture of the setup.
torque, motor speed, dc sources voltage and motor current, the
reference power for main and auxiliary inverter is calculated.
For each mode the expected power share by each source is es-
timated in order to find the operating mode that can provide the
requested power distribution between sources. The output from
Power management module to the vector modulator includes
voltage reference in alpha beta plane(Valfaref , Vbetaref ), two
selected switching modes (S. MODE1 and S. MODE2), phase
shift angle (χ) and angle (α)where modulation mode is
changed from MODE1 to MODE2. Since it is desirable to
use small vectors to minimise switching losses and distortions
in output voltage, the modulation that use H-bridges in SVM
is always prioritized (mode II and/or mode III).
V. EXPERIMENTAL VALIDATION
A prototype of the system is built for experimental vali-
dation. Fig. 20 shows the setup which includes: three-phase
induction motor (delta configuration 230V, 370W, 2840rpm);
modified cascade multilevel inverter; dc source (60V/120V);
three sets of 45V UC (Maxwell 19F UC) or 2mF electrolytic
capacitors; voltage and current sensing circuit; National In-
struments (NI) Real Time platform NI CRIO-9012 including
Field-Programmable Gate Array (FPGA) (Virtex- 5 LX30)
with 19200 LookUp Tables (LUTs) operating at 40MHz.
The operation where three-phase bridge is switched at
fundamental frequency is to be used during most of the
inverter operations. Fig.21 presents the typical waveforms
captured in mode II for two different phase shifts (χ). For
the first maximum phase shift the current seen by the main
source is minimized, while in second case the phase shift is
optimized for battery maximum current (six step switching
synchronized with phase of motor current). The change in
phase shift allows the main source RMS current to change
by almost 25% without major impact on phase current. In
case when UC voltage is not sufficient for continuous six
step switching or required power split in mode II cannot be
met, then the mix switching operation has to be used. Typical
waveforms for mixed operation including mode II and IV with
switch angle α = pi/12 are presented in Fig.22. The mode
change will not introduce switching ripples other that ripples
specific to the modulation mode. In the presented example
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Fig. 21: Motor phase current (IA), phase to phase voltage
(VAB), battery current (Ibat) and 3 phase bridge phase A gate
signal (S1) in switching mode II for two values of phase shifts.
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(a) Full waveform
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(b) Zoomed trace
Fig. 22: Motor phase current (IA), phase to phase voltage
(VAB), battery current (Ibat) and 3 phase bridge phase A gate
signal (S1) alternated switching between modulation in mode
II and IV for α = pi/12.
the amplitude of the main source is around three times bigger
than amplitude of UC what is related with around three times
higher current ripples when main source is used in SVM. In
Fig.23, the harmonic analysis proves that mixed modulation
scheme has harmonic content that is proportional to average
level of two modulation schemes. Fig.24 shows another
example where maximum output from inverter is generated
and the ratio between sources voltage is close to four. This
produces maximum number of levels (six voltage levels in
phase to phase voltage) which helps to minimise ripples in
motor current. Since between vectors in mode II empty spaces
might start to appear as UC discharge and power sharing is
limited, the modulation in mode VI is activated. Because the
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Fig. 23: Harmonic content ( in % ) in phase current for
modulation in mode II, mixed mode including switching II
and IV for α = pi/12 and mode IV (carrier frequency 977Hz).
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Fig. 24: Motor phase current (IA), phase to phase voltage
(VAB), phase voltage (VAN ) and 3-phase bridge phase A gate
signal (S1) for modulation in mode II and mixed mode II with
mode VI when capacitor voltage drops .
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(b) Zoomed view
Fig. 25: Motor phase phase to phase voltage (VAB), phase
current (IA), capacitor voltages (VUCA and VUCB ) and 3 phase
bridge phase A gate signal (S1) for capacitors voltage level
control for mixed mode II and III and low reference output
voltage.
percentage of mode VI in modulation is small, the increase in
motor current ripples is insignificant.
Mixed modulation strategy is found to be also efficient
for capacitors voltage control. In experiment with 2mF ca-
pacitance as a source for H-bridge, it was proven that for
whole range of output voltage it was possible to keep ca-
pacitors voltage with constant amplitude. Fig.25 captures the
waveforms showing variation of capacitors voltage where the
average value remains stable (around 35V where Vbat is 62V)
and only small variations related with its switching appears.
The amplitude of modulated output voltage is 20V so mode
II altered with mode III is used. The variation in capacitors
voltage does not disturb SVM so the quality of phase current
is not affected. For higher amplitude of output voltage the
phase shift regulation of capacitors voltage become more
adequate. In Fig. 26 the output voltage from inverter in six
step operation is presented. It is noted that capacitors voltage
is kept at constant value and capacitors in phase A and B have
same amplitude (Fig.26a). The second picture (Fig.26b) shows
the case where capacitors are charged to 50V and the new
reference voltage of 25V has been set. The energy transfer
has been accomplished by phase shift in mode II with all
capacitors reaching same set point.
Power management algorithm has also been validated dur-
ing motor acceleration with aims to provide smooth battery
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Fig. 26: Motor phase phase to phase voltage (VAB), capacitor
voltages (VUCA and VUCB ) and 3 phase bridge phase A gate
signal (S1) for capacitors voltage level control in mode II
modulation with phase shift and its respond to capacitors
reference voltage change.
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Fig. 27: Motor phase phase to phase voltage (VAB), phase
current (IA), battery current (Ibat) and 3 phase bridge phase
A gate signal (S1) during motor acceleration form 0rpm to
2000rpm with battery current control.
current rise and to avoid its average value to increase over
set threshold. Fig.27 shows the profile where the motor is
accelerating from zero up to 2000rpm with fully charged
UC (Vbat = 2Vuc). During acceleration first mode III is
used to cope with initial inrush current and then gradually
the three-phase bridge starts to operate (mode II with mode
III). After the point where reference voltage is high enough
the inverter changes the operation with three-phase bridge in
sixstep switching (mode II). To limit current seen by the main
source, the inverter initially operates with maximum phase
shift ”χ” angle, and as motor current decreases the phase shift
is reduced, which can be observed as reduced ripples in the
main source current (Ibat).
VI. CONCLUSION
A novel modulation control method has been presented for
the topology of a multi-level multisource inverter together
with detailed analysis of its limitation. The method has
been validated by experimental tests with control algorithm
implemented on the C-Rio platform with FPGA. The same
proved to be feasible solution for hardware implementation
what provides opportunities for practical designs. From the
experimental results, it is evident that the proposed system
can fully utilize UC and can increase output voltage in
comparison to conventional three-phase bridges. The results
also show that proposed multilevel configuration provides an
effective method of power flow management between battery
and UC, and is able to provide stable output during transient
operation and at the same time to enhance the steady state
performance of the drivetrain. The first version of this paper
has been presented in the IEEE Energy Conversion Congress
and Exposition (ECCE 2016) [23].
REFERENCES
[1] P. R. Mati , A. Z. Raki , S. N. Vukosavi , Stator Voltage Vector Direct
Torque Control of Induction Machine,Proc. Power Electronics and Motion
Control Conference (EPE/PEMC), 2012 15th International, DS2a.13-1-8
[2] D. G. Stnescu, I. R. Bojoi , P. M. Nicolae, Dynamic Performance of a
Speed Sensorless Induction Motor Drive with Flux Weakening Operation,
Proc. Conference on Applied and Theoretical Electricity (ICATE), 2012
15th International, ,pp 1-5
[3] R. Schupbach, J. C. Balda, The Role of Ultracapacitors in an Energy
Storage Unit for Vehicle Power Management, submitted for publication
to IEEE Vehicular Technology Conference, Orlando, Florida, October
4th-9th 2003, pp. 3236 - 3240 Vol.5
[4] I.Aharon, A. Kuperman, Topological overview of power trains for battery-
powered vehicles with range extenders, IEEE Transactions on Power
Electronics, vol. 26, no. 3, pp. 868-876, 2011
[5] G. Guidi , T. M. Undeland ,Y. Hori , Effectiveness of Supercapacitors
as Power-Assist in Pure EV Using a Sodium- Nickel Chloride Battery
as Main Energy Storage, Proc. EVS24 International Battery, Hybrid and
Fuel Cell Electric Vehicle Symposium ,2009, 1- 9
[6] R. Carter, A. Cruden, P. J. Hall, Optimizing for efficiency or battery life in
a battery/supercapacitor electric vehicle, IEEE Transactions on Vehicular
Technology, vol. 61, no. 4, pp. 1526-1533, 2012
[7] G. Guidi, T. G. Undeland, and Y. Hori, An Optimized Converter for
Battery-Supercapacitor Interface, in proc. IEEE Power Electronics Spe-
cialists Conference, 2007, pp. 2976-2981
[8] P. J. Grbovi , P. Delarue , P. Le Moigne and P. Bartholomeus, The ultra-
capacitor based controlled electric drives with braking and ridethrough
capability: Overview and analysis, IEEE Transactions on Industrial
Electronics , vol. 58, no. 3, pp. 925-936, 2011
[9] Shuai Lu, K. A. Corzine , M. Ferdowsi, A New Battery/Ultracapacitor
Energy Storage System Design and Its Motor Drive Integration for Hybrid
Electric Vehicles, IEEE Transactions on Vehicular Technology, vol. 56,
no. 4, pp. 1516-1523, 2007
[10] D. Krug , S. Bernet,; S. S, Fazel, K. Jalili, M. Malinowski, Comparison
of 2.3-kV Medium-Voltage Multilevel Converters for Industrial Medium-
Voltage Drives, IEEE Transactions on Industrial Electronics, Vo. 54, no.
6, Dec. 2007 , pp. 2979-2992
[11] F. Khoucha, S. M. Lagoun, K. Marouani, A. Kheloui, M. E. H. Ben-
bouzid, Hybrid cascaded H-bridge multilevel inverter motor drive DTC
control for Electric Vehicles 18th International Conference on Electrical
Machines. 2008 Pages: 1 - 6
[12] F. Khoucha, M. S. Lagoun, A. Kheloui, M. E. H. Benbouzid , A
Comparison of Symmetrical and Asymmetrical Three-Phase H-Bridge
Multilevel Inverter for DTC Induction Motor Drives IEEE Transactions
on Energy Conversion, Vol. 26, no. 1, 2011, pp. 64 - 72
[13] Z. Du , B. Ozpineci , L. M. Tolbert and J. N. Chiasson, DC-AC cascaded
H-bridge multilevel boost inverter with no inductors for electric/hybrid
electric vehicle applications, IEEE Transactions on Industry Applications,
vol. 45, no. 3, pp. 963-970, 2009
[14] S.Lu, K.A.Corzine, M.Ferdowsi,A unique ultra capacitor direct integra-
tion scheme in multilevel motor drives for large vehicle propulsion, IEEE
Transactions on Vehicular Technology, vol. 56, no. 4, (2007) July, pp.
1506-15.
[15] S. D. G. Jayasinghe, D. M. Vilathgamuwa, U. K. Madawala, An analysis
on the possibility of using capacitors of a three-level capacitor clamped
inverter as power smoothing elements for wind power systems, in Proc.
IEEE Energy Conversion Congress and Exposition, ECCE 2011, pp.2963-
2970, 2011
10
[16] S. Khomfoi, N. Praisuwanna , A hybrid cascaded multilevel inverter
for interfacing with renewable energy resources The 2010 International
Power Electronics Conference - ECCE ASIA , 2010, pp. 2912 - 2917
[17] A. L. Batschauer,; S. A. Mussa , M. L. Heldwein, Three-Phase Hybrid
Multilevel Inverter Based on Half-Bridge Modules ,IEEE Transactions on
Industrial Electronics, Vol. 59, no. 2, 2012, pp. 668 - 678
[18] M. K. Menshawi, M. N. A. Kadir, S. Mekhilef Voltage Vector Approx-
imation Control of MultistageMultilevel Inverter Using Simplified Logic
Implementation, IEEE Transactions on Industrial Informatics, Vol, 9, no
4, Nov. 2013 pp. 2052-2062
[19] Z. Du, L.M. Tolbert, B.Ozpineci, J.N.Chiasson, Fundamental frequency
switching strategies of a seven-level hybrid cascaded H-bridge multilevel
inverter, IEEE Transactions on Power Electronics, vol. 24, no. 1, pp.25-
33, 2009
[20] B.P. McGrath, D.G. Holmes, T. Lipo, Optimized Space Vector Switching
Sequences For Multilevel Inverters, IEEE Transactions on Power Elec-
tronics, vol. 18, no.6, 2003, pp. 1293-1301
[21] L. Rosario, P. Luk, J. Economou , B. White, A modular power and
energy management structure for dual-energy source electric vehicles,
Proc. IEEE Vehicle Power and Propulsion Conference, pp. 1-6, 2006
[22] F. Bishuang, T. Guanzheng, Fan Shaosheng ,Comparison of Three Differ-
ent 2-D Space Vector PWM Algorithms and Their FPGA Implementations,
Proc. Journal of Power Technologies 94 (3) ,2014, 176189
[23] M. Bendyk, P. C.-K. Luk, Control strategy for a modified cascade mul-
tilevel inverter with dual DC source for enhanced drivetrain operation,
in Proc. 2016 IEEE Energy Conv. Cong. and Expo. (ECCE), Milwaukee,
WI, USA, pp. 1 - 8, DOI: 10.1109/ECCE.2016.7854971
